A scan disabling-based BAST scheme for test cost reduction
نویسندگان
چکیده
منابع مشابه
A Generic Multi-Dimensional Scan-Control Scheme for Test-Cost Reduction
This paper proposes a generic multi-dimensional scan shift control concept for multiple scan chain design. Multiple scan chain test scheme provides very low scan power by skipping (selectively load/unload) many long scan chain switching activities. Based on the two-dimensional scan shift control, we can achieve low test power with simple and small overhead structure. We can further extend the s...
متن کاملScan Test Cost and Power Reduction Through Systematic Scan Reconfiguration
This paper presents segmented addressable scan (SAS), a test architecture that addresses test data volume, test application time, test power consumption, and tester channel requirements using a hardware overhead of a few gates per scan chain. Using SAS, this paper also presents systematic scan reconfiguration, a test data compression algorithm that is applied to achieve 10× to 40× compression r...
متن کاملTest application time reduction for scan based sequential circuits
This paper addresses the issue of reducing test application time in sequential circuits with partial scan using a single clock configuration without freezing the state of the non-scan flip-flops. Experimental results show that this technique significantly reduces test application time. Further, we study the effect of ordering the scan flip-flops on the test vector length and also present a non-...
متن کاملA Novel Test Cost Reduction Approach for Test Suites
Software utilization has gained momentum over the last decade. The development of such software is largely dependent on testing the product for its reliability. With software testing being the major cost driver in the development of software, optimizing the test cost is a major problem in software organization. Recently, attempts have been made through heuristics and evolutionary algorithms lik...
متن کاملTest Data Volume Reduction of Scan-Based Deterministic Test based on Scan Chains Compatibility using Partitioning & Relaxation
As IC design has entered into the nanometer scale integration, the design test complexity has increased tremendously because of the extent of sophistication possible at this integration level. Scan-based design test strategy is the most widely used solution to achieve the high level of fault coverage desired for such complex designs, and especially for the SoC based design paradigm. However, te...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: IEICE Electronics Express
سال: 2011
ISSN: 1349-2543
DOI: 10.1587/elex.8.1367